Graphene revealed a number of unique properties beneficial for electronics. However, graphene does not have an energy band-gap, which presents a serious hurdle for its applications in digital logic gates. The efforts to induce a band-gap in graphene via quantum confinement or surface functionalization have not resulted in a breakthrough.
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Modern digital logic is based on Boolean algebra implemented in semiconductor switch-based circuits [1] . For more than half-century, downscaling of silicon complementary-metal-oxidesemiconductor technology (CMOS) provided increasing performance of computer chips and enabled progress in information technologies. However, as the electronic industry leaders are working on the sub 10-nm technology node, it is widely expected that the downscaling of Si CMOS technology will not last much further beyond 2026 [2] . The problem of heat dissipation and physical limitations of silicon are expected to end the "era of silicon" computer chips, which enabled progress in information technologies. This fact motivates a search for alternative materials and computational paradigms that can, if not replace Si CMOS, then complement it in special-task information processing [3] [4] .
Since its first mechanical exfoliation [5] and discovery of its extraordinary high mobility at room temperature (RT) [6] , graphene attracted attention as a potential candidate for future electronics. In addition to its high mobility, graphene reveals exceptional heat conduction properties [7] , high saturation velocity [8] , convenient planar geometry and capability for integration with virtually any substrate [9] . However, the absence of the energy band-gap, E G , in graphene means that graphene device cannot be switched off resulting in the high leakage currents and prohibitive energy dissipation. A large number of research groups have attempted to solve this problem via application of an electric field [10, 11] , quantum confinement of carriers in nanometer-scale ribbons [12] , surface functionalization with various atoms [13, 14] and strain engineering [15, 16] . The outcome of these efforts was a modest band gap opening of fewhundred meV, which often came at the expense of strongly degraded electron mobility. Practical applications of graphene in digital circuits would require a band-gap on the order of 1 eV at room temperature (RT).
Here we describe a departure from the conventional approaches for graphene's electronic applications. We intentionally avoid any attempt to artificially induce an energy band, which would make graphene "more-silicon-like", and allow us to use Si CMOS architectures. In addition, we neither use tunneling effects [17, 18] in the device designs in order to keep the device structure and technological steps as simple as possible. The mechanism of the negative differential resistance (NDR) effect, which we experimentally observed in the large-size graphene devices operating in the drift-diffusion regime, is similar to that recently reported in 3 Ref. [19] . However, we do not use high electrical fields to induce non-uniform doping to activate the NDR. Through the first-principle atomistic modeling we show that the NDR effect holds in the ballistic transport regime, which is characteristic for downscaled architectures. The proposed alternative computational paradigm makes use of the described NDR effect and can be effectively implemented with the gap-less graphene. Our graphene logic circuitry is based entirely on the intrinsic NDR effect in graphene and benefits from graphene's high electron mobility and thermal conductivity.
We start with the experimentally found conditions for observing the NDR effect in the dual-gate graphene field-effect transistors (G-FETs) and the means of controlling its strength.
The devices for this study are fabricated from mechanically exfoliated graphene on a Si/SiO 2 substrate [20, 21] . Micro-Raman spectroscopy is used to select samples of single layer graphene (SLG) and bilayer graphene (BLG). The details of our micro-Raman procedures for graphene quality control were reported elsewhere [22, 23] . The source, drain, and gate regions made of Ti and Au are defined by the electron-beam lithography (EBL). The top-gate oxide is deposited using the two-layer method. The first layer is a thin film of evaporated Al, which is oxidized in air [24] . The second layer is grown by ALD. The heavily doped Si substrate acts as the backgate. Figure 1 (a) shows a typical scanning electron microscopy (SEM) image of the dual-gate G-FET. The transfer characteristics of the BLG device under different back-gate voltages, V BG , are shown in Figure 1 (b) . The decreased Dirac point conductivity at large V BG indicates a transport gap opening in the BLG by the displacement filed [10, 11] . The transport gap induced by V BG in BLG is beneficial for NDR effect but it does not play a key role. In fact, as it will be shown later, the mechanism of the onset of NDR effect in our approach is the same for SLG and BLG.
In order to obtain NDR characteristics in the dual-gate G-FETs, which can be used for logic functions, we applied an unconventional biasing scheme. The key for NDR activation is the symmetric band structure of graphene and its high carrier mobility. The transport gap induced in BLG device can help one to increase the peak-to-valley ratio (see Methods for details).
Qualitatively, the NDR effect in graphene can be understood from the contour map in Figure 2 (a). It shows the V DS -I DS curves under different V TG . In this plot, the x-axis is V TG sweeping from 0 to -6 V and y-axis is V DS sweeping from 0 to -1 V. Our biasing schematic of simultaneous sweeping of V DS and V TG is equivalent to drawing a diagonal line on this contour map. As long as the Dirac point falls within the range that V TG swept, the diagonal line will cross the region where the source-drain current I DS decreases with increasing V DS . Figure 2 Figure 2 (e), the NDR effect becomes small. The reason is that as V DS increases, the carrier concentration of the graphene channel becomes dependent not only on the gate bias but also on the drain voltage [19] . As Figure 2 (f) shows, the transfer characteristics of the GFET are greatly broadened when V DS increase from -0.1 V to -4.9V. In this case, a much larger gate voltage is needed to change the graphene channel from n type to p type. The latter weakens the NDR effect.
Our biasing configuration is analogous to the diode connected metal-oxidesemiconductor field-effect-transistors (MOSFETs), which is widely used in modern integrated circuits. The diode connected MOSFETs, where the gate is connected with the drain, behaves similar to a diode so that the current starts to increase only when V DS and V TG are larger than the threshold voltage. In our approach, the onset of NDR is the result of interplay between the decreasing carrier concentration and the increasing electrical field along the graphene channel.
The high carrier mobility of graphene and high resistance value at the Dirac point are essential factors for observing a pronounced peak-to-valley ratio (see the analysis at Method). The sweeping range of V TG and V DS is defined by the top-gate capacitance and the Dirac point position. The larger the top-gate capacitance the smaller the sweeping range of V TG is needed.
Owing to the technological limitations of the gate oxide (consisting of ALD deposited 2 nm / 10 nm AlO x /HfO 2 ) we have to use V TG within the range of values that are several times larger than those of V DS . Due to the n-type doping nature of our devices the polarity was chosen negative for both V TG and V DS . In principle, implementing the devices with a thinner gate oxide and higher dielectric constant [25] one can achieve a strong NDR effect within the 1-2 V range. Tying the gate and drain together one can readily transform a double gate G-FET into a three-terminal NDR device with the widely tunable peak position and peak-to-valley ratio.
The experimental device is large and operates in the drift-diffusion regime. However for practical applications one has to consider electron transport in downscaled computer architectures with the devices feature sizes on the order of a few nanometers. Here, we theoretically analyze a highly scaled version of the device that operates in the ballistic, quantumcapacitance limit, and we determine whether such an FET, in a diode-connected configuration, will have a current-voltage response exhibiting NDR. Transmission and current-voltage responses are calculated using an atomistic Huckel model within the nonequilibrium Green's 6 function formalism (see Methods section for details). A schematic diagram of a single layer graphene FET is shown in Figure 3 (a). To investigate transport properties in the quantum capacitance regime, we consider a 3 nm gate oxide with a dielectric constant of 25. The calculated gate oxide capacitance (C G ) is 7.3 µF/cm 2 . The device is in the quantum capacitance regime when C G > C Q where C Q is the quantum capacitance of the channel [26] . In equilibrium, the source-to-drain potential profile is that of an npn structure in which the source and drain are n-type and at the same potential, and the channel is p-type. The built in potential (V pn ) between the source and the channel region as shown in Figure 3 As the bias continues to increase, the charge-neutral point of the channel is pulled down into the energy window between the source and drain Fermi levels as shown in the right inset of NAND gate can be also realized by using the same circuit with a proper choice of V DD and input voltages. The process of finding the right input voltages is illustrated in Figure 4 (f) . As an input data, we took the results presented in Figure 4 (d) . In order to build a NAND gate, we need to find the region in the map where the low-input voltages (logic 0) correspond to the high output (logic 1). Input voltages of 1.7V 0 and 4.5V 0 satisfy such a condition at V DD =3V 0 . All other Boolean logic gates can be constructed via different variations of NAND gate.
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However, the potential of NDR characteristics of G-FETs can be more fully realized in building the non-Boolean logic architectures. The concept of the non-linear network based on the devices with RTD is a well-known example of a non-Boolean approach [27] . To date this approach was limited to the tunneling diodes, which are the two-terminal devices. Utilization of the diode-connected G-FETs offers a three-terminal device with NDR. The latter allows one to build ultra-fast non-linear networks with enhanced logic capabilities. In Figure 5 The inevitable development of 100 Gbps-scale data networks would make real time network intrusion detection impossible [29] even using the most optimistic assumptions for scaling CMOS [30] . That is one of the cases where unique properties of graphene may be utilized to complement the existing technology.
The schematics of the pattern matching circuit built of G-FETs are shown in Figure 5 Overall, the elementary cell acts as a XOR gate providing minimum current for 00 and 11 inputs.
The complete circuit consists of a number of XOR gates connected in series through the second stage transistors. The current flowing through the upper transistors decreases with the decrease of the Hamming distance among the input and reference data strings. It has absolute minimum in 11 the case of the perfect match where zeros and ones of the input data matches zeros and ones of the reference data (see Figure 5 (f) ).
The graphene-based pattern matching circuit shown in Figure 5 (d) has several important advantages in terms of area, speed and overall functional throughput over the existing circuits.
One hand, the elementary XOR gate requires only three G-FETs (minimum 8 transistors in CMOS), where the area per graphene transistor can be as small as 10 nm ×40 nm [31] . All XOR gates are connected in series to the common sensing line allowing for parallel data read-in. On the other hand, the operation frequency of the graphene transistor can be as high as 427 GHz [32] . The maximum pattern matching throughput defined as N bits f max /A cell may exceed 10 22 bits/s/cm 2 , which is several orders of magnitude higher than for any reported or even projected scaled circuits [30] . This example illustrates the possibility of building special task analog logic circuits based on graphene devices, which can significantly outperform CMOS in one specific application.
In conclusion, we demonstrated that the negative differential resistance experimentally observed in graphene field-effect transistors allows for construction of viable non-Boolean computational architectures. The proposed approach overcomes the absence of the energy band gap in graphene. The negative differential resistance appears not only in the large scale graphene transistors but also in the downscaled devices operating in the ballistic transport regime. Our results may lead to a conceptual change in graphene research proving an alternative route for graphene's applications in information processing.
METHODS

Drift-Diffusion Model of Electron Transport in NDR Regime without Tunneling
The experimentally observed NDR effect can be explained in relatively simple terms using the drift-diffusion model for current conduction in graphene. We define V DS and V TG to sweep zero simultaneously with a different step size M, V TG =MV DS =V. Since we observed that the NDR effects happens close to the Dirac point where the n s is roughly proportional to V TG , we can write
, where e is the elementary charge, TG C is the capacitance of the top-gate. We choose here the p-type branch of graphene since this is the region where NDR appears. Thus, we use ) ( 
Atomistic Theory of Electron Transport
A representative simulated schematic diagram of a SLGFET is shown in Fig. 3(a) . The device consists of single layer graphene sheet as a conducting channel. The total channel length between the two leads is taken as 30nm for both the SLGFET and the BLGFET. For the BLGFET, two single-layer graphene sheets are stacked in AB alignment with an experimental separation distance of 3.35 Å.
Our atomistic model uses a Huckel Hamiltonian with a p z orbital basis. These atomic orbitals are approximated with Slater Type Orbitals [33] . The matrix elements of the Huckel Hamiltonian (H) are then described by the following equations [34] [35] : H i, i = -V i and
The diagonal elements of the Hamiltonian are approximated with the p z orbital ionization energies (V i ). The overlap matrix is S i, j = i j where j is a p z orbital on atom j. The off-diagonal elements are proportional to the overlap where the constant is taken as c =2.8 [33] . The matrix elements of the channel potential (V) are calculated as
The device Hamiltonian, overlap matrix and the device-to-lead coupling matrices are used in the NEGF algorithm [36] to calculate the surface self-energies, Green's function and finally the transport characteristics of G-FETs. Our study addresses the ballistic transport through the channel. Throughout this work, the calculation is for room temperature. .To incorporate the bias voltage, we assume a constant shift of energy in the channel under the gate region. The potential changes linearly over a distance of 4 nm between the source and channel and between the channel and drain giving an effective channel length of 22 nm. 
